DATA SHEET



FTF3020C

6M Full-Frame CCD Image Sensor

Product specification

2004 January 15

DALSA
Professional Imaging

6M Full-Frame CCD Image Sensor FTF3020C

- **35mm film compatible image format (36 x 24 mm^2)**
- **6M active pixels (3072H x 2048V)**
- **RGB Bayer pattern**
- **Progressive scan**
- **Excellent antiblooming**
- **Variable electronic shuttering**
- **Square pixel structure**
- **H and V binning**
- **80% optical fill factor**
- **High linear dynamic range (>72dB)**
- **High sensitivity**
- **Low dark current and fixed pattern noise**
- **Low readout noise**
- **Data rate up to 36 MHz per output**
- **Mirrored, split and four quadrant readout**
- **Perfectly matched to visual spectrum**



Description

The FTF3020C is a full frame CCD colour image sensor designed for professional digital photography applications, with very low dark current and a linear dynamic range of over 12 true bits at room temperature. The four low-noise output amplifiers, one at each corner of the chip, make the FTF3020C suitable for a wide range of high-end visual light applications. With one output amplifier, a progressively scanned image can be read out at 5 frames per second. By using multiple outputs, the frame rate increases accordingly. The device structure is shown in figure 1.

Device structure

Optical size:	36.864 mm (H) x 24.576 mm (V)	
Chip size:	39.148 mm (H) x 26.508 mm (V)	
Pixel size:	12 µm x 12 µm	
Active pixels:	3072 (H) x 2048 (V)	
Total no. of pixels:	3120 (H) x 2060 (V)	
Optical black pixels:	Left: 20	Right: 20
Timing pixels:	Left: 4	Right: 4
Dummy register cells:	Left: 7	Right: 7
Optical black lines:	Bottom: 6	Top: 6



Figure 1 – Device Structure

Architecture of the FTF3020C

The optical centres of all pixels in the image section form a square grid. The charge is generated and integrated in this section. Output registers are located below and above the image section for readout. After the integration time, the image charge is shifted one line at a time to either the upper or lower register or to both simultaneously, depending on the readout mode. The left and the right half of each register can be controlled independently. This enables either single or multiple readout. During vertical transport, the C3 gates separate the pixels in the register. The central C3 gates of the lower and upper registers are part of the left half of the sensor (W and Z quadrants respectively). Each register can be used for vertical binning. Each register contains a summing gate at both ends that can be used for horizontal binning (see figure 2).

IMAGE SECTION	
Image diagonal (active video only)	44.30 mm
Aspect ratio	3:2
Active image width x height	36.864 x 24.576 mm^2
Pixel width x height	12 x 12 μm^2
Geometric fill factor	80%
Image clock pins	16 pins (A1...A4)
Capacity of each clock phase	15nF per pin
Number of active lines	2048
Number of black reference lines	4 (=2x2)
Number of dummy black lines	8 (=2x4)
Total number of lines	2060
Number of active pixels per line	3072
Number of overscan (timing)pixels per line	8 (2x4)
Number of black reference pixels per line	40 (2x20)
Total number of pixels per line	3120

OUTPUT REGISTERS	
Output buffers on each corner	Three-stage source follower
Number of registers	2
Number of dummy cells per register	14 (2x7)
Number of register cells per register	3134 (3120 + 14)
Output register horizontal transport clock pins	6 pins per register (C1...C3)
Capacity of each C-clock phase	200 pF per pin
Overlap capacity between neighbouring C-clocks	40pF
Output register Summing Gates	4 pins (SG)
Capacity of each SG	15pF
Reset Gate clock phases	4 pins (RG)
Capacity of each RG	15pF



Figure 2 – Detailed internal structure

Specifications

ABSOLUTE MAXIMUM RATINGS[1]	MIN	MAX	UNIT
GENERAL:			
storage temperature	-55	+80	ºC
ambient temperature during operation	-40	+60	ºC
voltage between any two gates	-20	+20	V
DC current through any clock (absolute value)	-0.2	+0.2	µA
OUT current (no short circuit protection)	0	+10	mA
VOLTAGES IN RELATION TO VPS:			
VPS, SFD, RD	-0.5	+30	V
VCS, SFS	-8	+5	V
All other pins	-5	+25	V
VOLTAGES IN RELATION TO VNS:			
SFD, RD	-15	+0.5	V
VCS, SFS, VPS	-30	+0.5	V
All other pins	-30	+0.5	V

DC CONDITIONS[2,3]		MIN [V]	TYPICAL [V]	MAX [V]	MAX [mA]
VNS[4]	N substrate	20	21	28	15
VPS	P substrate	1	3	7	15
SFD	Source Follower Drain	19.5	20	20.5	4.5
SFS	Source Follower Source	0	0	0	1
VCS	Current Source	-5	0	3	_
OG	Output Gate	4	6.5	8	_
RD	Reset Drain	13	15.5	18	_

AC CLOCK LEVEL CONDITIONS[2]	MIN	TYPICAL	MAX	UNIT
IMAGE CLOCKS:				
A-clock amplitude during integration and hold	8	10		V
A-clock amplitude during vertical transport (duty cycle=5/8) [5]	10	14		V
A-clock low level		0		V
Charge Reset (CR) level on A-clock[6]	-5	0		V
OUTPUT REGISTER CLOCKS:				
C-clock amplitude (duty cycle during hor. transport=3/6)	4.75	5	5.25	V
C-clock low level	2	3.5		V
Summing Gate (SG) amplitude		10	10	V
Summing Gate (SG) low level		3.5		V
OTHER CLOCKS:				
Reset Gate (RG) amplitude	5	10	10	V
Reset Gate (RG) low level		3		V
Charge Reset (CR) pulse on Nsub[6]	0	10	10	V

[1] During Charge Reset it is allowed to exceed maximum rating levels (see note 6)
[2] All voltages in relation to SFS
[3] Power-up sequence: VNS, SFD, RD, VPS, others
[4] To set the VNS voltage for optimal Vertical Antiblooming (VAB), it should be adjustable between minimum and maximum values
[5] Three-level clock is preferred for maximum charge; the swing during vertical transport should be 4V higher than the voltage during integration
A two level clock (typically 10V) can be used if a lower maximum charge handling capacity is allowed
[6] Charge Reset can be achieved in two ways:
- The typical A-clock low level is applied to all image clocks for proper CR, an additional Charge Reset pulse on VNS is required (preferred)
- The minimum CR level is applied to all image clocks simultaneously

Timing diagrams (for default operation)

AC CHARACTERISTICS	MIN	TYPICAL	MAX	UNIT
Horizontal frequency (1/Tp)[1]		18	36	MHz
Vertical frequency		50	100	kHz
Charge Reset (CR) time	10	Line time		µs
Rise and fall times: image clocks (A)	10	20		ns
register clocks (C)[2]	3	5	1/8 Tp	ns
summing gate (SG)	3	5	1/8 Tp	ns
reset gate (RG)	-	3	1/8 Tp	ns

[1] TP=1 clock period
[2] Duty cycle=50% and phase shift of the C clocks is 120 degrees

Frame timing



Tp = 1/18 MHz = 55.56ns
Pixel output sequence: 7 dummy, 20 black, 4 timing, 3072 active, 4 timing, 20 black
Line Time: 3487 x Tp = 193.7 us
*During AHigh = H the phiA high level is increased from 10V to 14V (this is necessary during read-out only).

VD: Frame pulse
CR: Charge Reset
BLC: Black Level Clamp
A1 to A4: Vertical image clocks
C1 to C3: Horizontal register clocks
SSC: Start-Stop C-clocks
SG: Summing gate
RG: Reset gate

Figure 3 - Frame timing diagram

Line Timing



Tp = 1/18 MHz = 55.56ns
Pixel output sequence: 7 dummy, 20 black, 4 timing, 3072 active, 4 timing, 20 black
Line Time: 3487 x Tp = 193.7 us
*During AHigh = H the phiA high level is increased from 10V to 14V (this is necessary during read-out only).

VD: Frame pulse
CR: Charge Reset
BLC: Black Level Clamp
A1 to A4: Vertical image clocks
C1 to C3: Horizontal register clocks
SSC: Start-Stop C-clocks
SG: Summing gate
RG: Reset gate

Figure 4 - Vertical readout

Pixel Timing



Tp = 1/18 MHz = 55.56ns
Pixel output sequence: 7 dummy, 20 black, 4 timing, 3072 active, 4 timing, 20 black
Line Time: 3487 x Tp = 193.7 us
*During AHigh = H the phiA high level is increased from 10V to 14V (this is necessary during read-out only).

VD: Frame pulse
CR: Charge Reset
BLC: Black Level Clamp
A1 to A4: Vertical image clocks
C1 to C3: Horizontal register clocks
SSC: Start-Stop C-clocks
SG: Summing gate
RG: Reset gate

Figure 5 - Start horizontal readout

Performance

The test conditions for the performance characteristics are as follows:

- All values are measured using typical operating conditions.
- VNS is adjusted as low as possible while maintaining proper Vertical Antiblooming
- Sensor temperature=60°C (333K)
- Horizontal transport frequency=18MHz
- Vertical transport frequency=50kHz
- Integration time=10ms
- The light source is a lamp of 3200K in conjunction with neutral density filters and a 1.7mm thick BG40 infrared cut-off filter. For Linear Operation measurements, a temperature conversion filter (Melles Griot type no. 03FCG261, -120 mired, thickness: 2.5mm) is applied.

.

LINEAR OPERATION	MIN	TYPICAL	MAX	UNIT
Charge Transfer Efficiency[1] vertical		0.999995		
Charge Transfer Efficiency[1] horizontal		0.999999		
Image lag			0	%
Resolution (MTF) @42 lp/mm	65			%
Light sensitivity green pixels (530 nm)	450	600	850	mV/lux s
Red/Green ratio	70	80	90	%
Blue/Green ratio	58	65	72	%
Block-to-block difference		0.3	1.0	%
Stitching effect		0.7	3.0	%
Low Pass Shading[2]		2.0	5	%
Random Non-Uniformity (RNU)[3]		0.3	5	%

[1] Charge Transfer Efficiency values are tested by evaluation and expressed as the value per gate transfer
[2] Low Pass Shading is defined as the ratio of the one-σ value of an 8x8 pixel blurred image (low-pass) to the mean signal value
[3] RNU is defined as the ratio of the one-σ value of the highpass image to the mean signal of nominal light



Figure 6 - Typical Linear dynamic range vs. horizontal read-out frequency and sensor temperature



Figure 7 - Maximum number of images/second versus integration time



Figure 8 - Angular response versus angle of illumination



Figure 9 - Quantum efficiency versus wavelength

LINEAR/SATURATION	MIN	TYPICAL	MAX	UNIT
Full-well capacity saturation level (Qmax)[1]	1800	3600	5000	mV
Full-well capacity linear operation (Qlin)[2]	1350	2100	5000	mV
Charge handling capacity[3]		600		mV
Overexposure[4] handling		200		x Qmax level

[1] Qmax is determined from the low-pass filtered image
[2] The linear full-well capacity Qlin is calculated from linearity test (see dynamic range). The evaluation test guarantees 97% linearity
[3] Charge handling capacity is the largest charge packet that can be transported through the register and read out through the output buffer
[4] Overexposure over entire area while maintaining good Vertical Antiblooming (VAB). It is tested by measuring the dark line.



Figure 10 - Charge handling versus integration/transport voltage

OUTPUT BUFFERS	MIN	TYPICAL	MAX	UNIT
Conversion factor	5.0	8.5	10.0	µV/el.
Mutual conversion factor matching (ΔACF)[1]		0	2	µV/el.
Supply current		4.5		mA
Bandwidth		110		MHz
Output impedance buffer (R_{load}=3.3kΩ, C_{load}=2pF)		400		Ω

[1]Matching of the four outputs is specified as ΔACF with respect to reference measured at the operating point (Q_{lin}/2)

DARK CONDITION	MIN	TYPICAL	MAX	UNIT
Dark current level @ 20°C		10	30	pA/cm^2
Dark current level @ 60°C		0.3	0.6	nA/cm^2
Fixed Pattern Noise[1] (FPN) @ 60ºC		15	25	mV
RMS readout noise @ 9MHz bandwidth after CDS		0.2	-	mV

[1]FPN is one-σ value of the high-pass image.



Figure 11 - Dark current versus temperature

Application information

Current handling
One of the purposes of VPS is to drain the holes that are generated during exposure of the sensor to light. Free electrons are either transported to the VRD connection and, if excessive (from overexposure), free electrons are drained to VNS. No current should flow into any VPS connection of the sensor. During high overexposure a total current of 10 to 15mA through all VPS connections together may be expected. The PNP emitter follower in the circuit diagram (figure 12) serves these current requirements.

VNS drains superfluous electrons as a result of overexposure. In other words, it only sinks current. During high overexposure, a total current of 10 to 15mA through all VNS connections together may be expected. The NPN emitter follower in the circuit diagram meets these current requirements. The clamp circuit, consisting of the diode and electrolytic capacitor, enable the addition of a Charge Reset (CR) pulse on top of an otherwise stable VNS voltage. To protect the CCD, the current resulting from this pulse should be limited. This can be accomplished by designing a pulse generator with a rather high output impedance.

Decoupling of DC voltages
All DC voltages (not VNS, which has additional CR pulses as described above) should be decoupled with a 100nF decoupling capacitor. This capacitor must be mounted as close as possible to the sensor pin. Further noise reduction (by bandwidth limiting) is achieved by the resistors in the connections between the sensor and its voltage supplies. The electrons that build up the charge packets that will reach the floating diffusions only add up to a small current,which will float through VRD. Therefore, a large series resistor in the VRD connection may be used.

Outputs
To limit the on-chip power dissipation, the output buffers are designed with open source outputs. Outputs to be used should therefore be loaded with a current source or more simply with a resistance to GND. In order to prevent the output (which typically has an output impedance of about 400Ω) from bandwidth limitation as a result of capacitive loading, load the output with an emitter follower built from a high-frequency transistor. Mount the base of this transistor as close as possible to the sensor and keep the connection between the emitter and the next stage short. The CCD output buffer can easily be destroyed by ESD. By using this emitter follower, this danger is suppressed; do NOT reintroduce this danger by measuring directly on the output pin of the sensor with an oscilloscope probe. Instead, measure on the output of the emitter follower. Slew rate limitation is avoided by avoiding a too-small quiescent current in the emitter follower; about 10mA should do the job. The collector of the emitter follower should be uncoupled properly to suppress the Miller effect from the base-collector capacitance.

A CCD output load resistor of 3.3kΩ typically results in a bandwidth of 110MHz. The bandwidth can be enlarged to about 130MHz by using a resistor of 2.2kΩ instead, which, however, also enlarges the on-chip power dissipation.

Device protection
The output buffers of the FTF3020C are likely to be damaged if VPS rises above SFD or RD at any time. This danger is most realistic during power-on or power-off of the camera. The RD voltage should always be lower than the SFD voltage.

Never exceed the maximum output current. This may damage the device permanently. The maximum output current should be limited to 10mA. Be especially aware that the output buffers of these image sensors are very sensitive to ESD damage.

Because of the fact that our CCDs are built on an n-type substrate, we are dealing with some parasitic npn transistors. To avoid activation of these transistors during switch-on and switch-off of the camera, we recommend the application diagram of figure 12.

Unused sections
To reduce power consumption, the following steps can be taken. Connect unused output register pins (C1...C3, SG, OG) and unused SFS pins to zero Volts.

Color processing
In order to guarantee true colors, always use an external IR filter type CM500(0)s, 1mm or similar. The cover glass itself in not an IR filter.

More information
Detailed application information is provided in the application note AN01 entitled “**Camera Electronics for the mK x nK CCD Image Sensor Family**”.

Device Handling

An image sensor is a MOS device which can be destroyed by electro-static discharge (ESD). Therefore, the device should be handled with care.

Always store the device with short-circuiting clamps or on conductive foam. Always switch off all electric signals when inserting or removing the sensor into or from a camera (the ESD protection in the CCD image sensor process is less effective than the ESD protection of standard CMOS circuits).

Being a high quality optical device, it is important that the cover glass remain undamaged. When handling the sensor, use fingercots.

When cleaning the glass we recommend using ethanol. Use of other liquids is strongly discouraged:

- if the cleaning liquid evaporates too quickly, rubbing is likely to cause ESD damage.
- the cover glass and its coating can be damaged by other liquids.

Rub the window carefully and slowly.

Dry rubbing of the window may cause electro-static charges or scratches which can destroy the device.



Figure 12 – Application diagram

Pin configuration

The FTF3020C is mounted in a Pin Grid Array (PGA) package with 96 pins in a 20x15 grid of 52.70 x 40.00mm^2. The position of pin A1 (quandrant W) is marked with a gold dot on top of the package. The image clock phases of quadrant W are internally connected to X, and Y is connected to Z.

SYMBOL	LINEAR/SATURATION	PIN # W	PIN # X	PIN # Y	PIN # Z
VNS	N substrate	A1	U1	U10	A10
VNS	N substrate	A5	U5	U6	A6
VNS	N substrate	C2	S2	S9	C9
VNS	N substrate	G1	M1	M10	G10
VPS	P substrate	A2	U2	U9	A9
SFD	Source Follower Drain	B2	T2	T9	B9
SFS	Source Follower Source	D2	R2	R9	D9
VCS	Current Source	C1	S1	S10	C10
OG	Output Gate	B3	T3	T8	B8
RD	Reset Drain	D1	R1	R10	D10
A1	Image Clock (Phase 1)	B5	T5	T6	B6
A2	Image Clock (Phase 2)	A3	U3	U8	A8
A3	Image Clock (Phase 3)	A4	U4	U7	A7
A4	Image Clock (Phase 4)	B4	T4	T7	B7
C1	Register Clock (Phase 1)	F2	N2	N9	F9
C2	Register Clock (Phase 2)	F1	N1	N10	F10
C3	Register Clock (Phase 3)	G2	M2	M9	G9
SG	Summing Gate	E1	P1	P10	E10
RG	Reset Gate	E2	P2	P9	E9
OUT	Output	B1	T1	T10	B10
NC	Not Connected	J1	K1	K10	J10
NC	Not Connected	J2	K2	K9	J9
NC	Not Connected	H1	L1	L10	H10
NC	Not Connected	H2	L2	L9	H9



Figure 13 - Pin configuration (top view)

Package information



A is the center of the image area.
Position of A:
26.35 ± 0.15 to left edge of package
20.00 ± 0.15 to upper edge of package
1.8 ± 0.15 to bottom of package

Angle of rotation: less than ± 1°
Sensor flatness: < 30 μm (P-V)

Cover glass: Hoya CG1
Thickness of cover glass: 1 ± 0.05
Refractive index: n_d = 1.53
Double sided AR coating < 1% (430-660 nm) reflection

All drawing units are in mm

Figure 14 - Mechanical drawing of the PGA package

Order codes

The sensor can be ordered using the following code:

FTF3020C sensors		
Description	**Quality Grade**	**Order Code**
FTF3020C/TG	Test grade	9922 157 37431
FTF3020C/EG	Economy grade	9922 157 37451
FTF3020C/IG	Industrial grade	9922 157 37421
FTF3020C/HG	High grade	9922 157 37411

Defect Specifications

The CCD image sensor can be ordered in a specific quality grade. The grading is defined with the maximum amount of pixel defects, column defects, row defects and cluster defects, in both illuminated and non-illuminated conditions. For detailed grading information, please contact your local DALSA representative.

For More Information

For more detailed information on this and other products, contact your local rep or visit our Web site at http://www.dalsa.com/pi/products.

DALSA North American Sales	DALSA European Sales	DALSA Asia Pacific Sales
McMurray Rd Waterloo, ON N2V 2E9 Canada **Tel:** 1-519-886-6000 **Fax:** 1-519-886-8023 www.dalsa.com sales.americas@dalsa.com	Breslauer Str. 34 D-82194 Gröbenzell (Munich) Germany **Tel:** 49-8142-46770 **Fax:** 49-8142-467746 www.dalsa.com sales.europe@dalsa.com	Space G1 Building, 4F 2-40-2 Ikebukuro Toshima-ku, Tokyo 171-0014 Japan **Tel:** 81-3-5960-6353 **Fax:** 81-3-5960-6354 www.dalsa.com sales.asia@dalsa.com

This information is subject to change without notice.